android_kernel_sony_sdm845/drivers/hwspinlock/Kconfig
Chris Lew 63b2d6b77c hwspinlock/msm: Add snapshot of remote_spinlock driver
This is a snapshot of the msm remote_spinlock driver as of msm-4.4
commit <aaf356abef2> (Merge "scsi: ufs: add 2 lane support").

In addition, fix coding style issues and add comments to memory
barriers.

CRs-Fixed: 1059650
Change-Id: Ib907647e38fbd7c6bcdc724a92518959431da56e
Signed-off-by: Chris Lew <clew@codeaurora.org>
2016-09-20 11:43:29 -07:00

67 lines
1.7 KiB
Text

#
# Generic HWSPINLOCK framework
#
# HWSPINLOCK always gets selected by whoever wants it.
config HWSPINLOCK
tristate
menu "Hardware Spinlock drivers"
config HWSPINLOCK_OMAP
tristate "OMAP Hardware Spinlock device"
depends on ARCH_OMAP4 || SOC_OMAP5 || SOC_DRA7XX || SOC_AM33XX || SOC_AM43XX
select HWSPINLOCK
help
Say y here to support the OMAP Hardware Spinlock device (firstly
introduced in OMAP4).
If unsure, say N.
config HWSPINLOCK_QCOM
tristate "Qualcomm Hardware Spinlock device"
depends on ARCH_QCOM
select HWSPINLOCK
select MFD_SYSCON
help
Say y here to support the Qualcomm Hardware Mutex functionality, which
provides a synchronisation mechanism for the various processors on
the SoC.
If unsure, say N.
config HWSPINLOCK_SIRF
tristate "SIRF Hardware Spinlock device"
depends on ARCH_SIRF
select HWSPINLOCK
help
Say y here to support the SIRF Hardware Spinlock device, which
provides a synchronisation mechanism for the various processors
on the SoC.
It's safe to say n here if you're not interested in SIRF hardware
spinlock or just want a bare minimum kernel.
config HSEM_U8500
tristate "STE Hardware Semaphore functionality"
depends on ARCH_U8500
select HWSPINLOCK
help
Say y here to support the STE Hardware Semaphore functionality, which
provides a synchronisation mechanism for the various processor on the
SoC.
If unsure, say N.
config REMOTE_SPINLOCK_MSM
bool "MSM Remote Spinlock Functionality"
depends on ARCH_QCOM
select HWSPINLOCK
help
Say y here to support the MSM Remote Spinlock functionality, which
provides a synchronisation mechanism for the various processor on the
SoC.
If unsure, say N.
endmenu